Process variations have continuously posed signi¯cant challenges to the performance and yield of integrated circuits (ICs). The performance modeling and robust optimization method considering process variations has become an important research task in today's IC design. Aiming at solving the problems of strong nonlinearity and high-dimensional problems in circuit design, this paper proposes a general robust optimization method for ICs by geometric programming. This method¯rst employs regularization sparse models to model a speci¯c performance metric as a posynomial function in terms of design parameters, in order to reduce parameter space dimensionality and to accurately capture the nonlinear relationship between performance perturbations and process variations. Based on the posynomial performance models, this method further uses an uncertainty set to represent the uncertainties of process variations, and formulates the problem of robust optimization under process variations as a general geometric programming model that can be e±ciently solved. Experimental results demonstrate that, the proposed method not only enhances the accuracy and e±ciency of circuit performance modeling, but also improves the performance yield signi¯cantly compared with traditional circuit design methods.
Introduction
The continuous technology scaling has led to the increasing complexity and uncontrollability in the manufacturing process of integrated circuits (ICs), which in turn causes an increase in the mismatch between prediction models and hardware fabrication. 1, 2 Manufacturing variability resulting from random and/or systematic phenomena exerts a considerable in°uence on circuit performance, and makes it more challenging to characterize parameter variability and ensure robust designs. 3, 4 For ICs in sub-65 nm technology, the variability in process parameters has become the dominate factor for parametric yield loss, 5, 6 Therefore, it is of great importance to develop stochastic modeling and robust design techniques in the presence of process variations, for the purpose of improving circuit performance and robustness.
In most existing variability-aware design methods, the process variations are in general modeled as random variables. As a consequence, circuit performance that is dependent on associated design parameters may have substantial°uctuations around its nominal metric. With the continuously shrinking feature sizes of CMOS devices, the uncertainty in circuit performance propagating from process variations is more prone to cause violations of performance constraints. 7 As pointed out in the literature, the strong nonlinearity in circuit performance and the high dimensionality of parameter space are two emerging trends in advanced IC technologies. 8 On one hand, many response surface methodology (RSM)-based techniques employ linear RSM models that are not su±ciently accurate to capture the dependency of performance metric upon design parameters. [9] [10] [11] On the other hand, a variety of simulation-based approaches use polynomial¯tting 12, 13 or moment matching 14, 15 algorithms to generate nonlinear performance models, which would inevitably lead to heavy computation burden under the circumstance of high-dimensional parameters. Moreover, these methods tend to cause the problem of over-¯tting, resulting in less reliable prediction models. These two issues make it an extremely complicated and di±cult task to explore design solutions that can achieve optimized circuit performance with a guaranteed robustness to process variations. To overcome the above-mentioned di±culties in IC design, this paper proposes a general robust optimization method in the presence of process variations by geometric programming (GP). 16, 17 To facilitate GP formulation, the proposed method proposes modeling a speci¯c performance metric as a posynomial function in terms of design parameters, which can accurately capture the nonlinear relationship between performance perturbations and process variations. We further employ a sparse representation method 18, 19 to reduce the dimensionality of performance model coe±cients and to avoid the over-¯tting problem. An iterative algorithm is developed to e±ciently determine the sparse coe±cients in posynomial performance models. Based on the posynomial performance model with sparse coe±cients, this method further uses an uncertainty set to represent the uncertainties of process variations, and formulates the problem of robust optimization under process variations as a general GP framework that can be e±ciently solved. Experimental results demonstrate that, the proposed method not only enhances the accuracy and e±ciency of circuit performance modeling, but also improves the performance yield signi¯cantly compared with traditional circuit design methods.
The rest of this paper is organized as follows. Section 2 introduces the posynomial performance modeling approach based on a sparse regularization representation. Section 3 details the proposed GP framework for robust circuit design by using posynomial performance functions and an uncertainty set. Experimental results are demonstrated in Sec. 5. Finally, Sec. 6 concludes the whole paper.
Posynomial Performance Modeling
The transistor-level optimization of nanoscale circuits is an important research task at early design stage. This design task is generally formulated as a convex optimization problem that guarantees the global optimum of design objective. 20 For this reason, simulation data are popularly¯tted into analytical forms of posynomials to satisfy the convexity requirement. 21, 22 This section¯rst introduces the fundamental concepts of posynomial function, and further presents the regularization-based method for generating accurate posynomial performance functions.
Posynomial function
In circuit design, it is necessary to take into account the process parameters of each CMOS device, including e®ective channel length (L eff ), threshold voltage (V th ) and oxide thickness (T ox ), etc. We use a parameter vector X ¼ ½x 1 ; x 2 ; . . . ; x n to represent all associated design parameters. Following traditional RSM method, circuit performance can be modeled as a linear combination of selected basis functions dependent on process parameters:
where yðXÞ denotes a speci¯c performance metric, e.g., gain, bandwidth and phase margin, fg m ðXÞ; m ¼ 1; 2; . . . ; Mg are a set of basis functions in terms of design parameters, and m are model coe±cients that indicate the corresponding basis functions' importances in performance model. As reported in plenty of research studies, many circuit performance speci¯cation can be cast into posynomial functions. 23, 24 Posynomial is capable of accurately capturing the strong nonlinearity in circuit performance. More importantly, with posynomial performance models, circuit design can be formulated as a GP problem which is convex and therefore has the global optimum. 16 An optimization problem in which the objective and constraint functions are all posynomials is called a GP problem. A posynomial is mathematically de¯ned as follows: 
Regularization-based posynomial modeling
This section details the regularization-based method for generating sparse posynomial performance models. In general, the model coe±cients in Eq. (1) can be determined by solving the following set of equations at K sampling points:
where X ðkÞ and y ðkÞ stand for the design parameters and the corresponding performance metric at kth sampling point, respectively. Traditional RSM method requires a large number of samples in case of high-dimensional data, and is prone to cause over-¯tting problem that degrades model quality. Considering that circuit performance usually is dominated by only a few basis functions, i.e., a majority of model coe±cients can be compressed to zero, in this work we use a ' 1 -norm regularization scheme to explore the sparsity of undetermined coe±cients. It is worth emphasizing that, theoretically ' 0 -norm is optimal for sparsity regularization, however, ' 0 -regularization has been demonstrated to be NP-hard, 25 and ' 1 -regularization is therefore mostly used as an alternative.
To be speci¯c, assume that Y ¼ ðy ð1Þ ; y ð2Þ ; . . . ; y ðKÞ Þ represent the sample vector consisting of performance metrics at K sampling points X ð1Þ ; X ð2Þ ; . . . ; X ðKÞ , and H represent the sample matrix of all monomial basis functions: (4), the¯rst term is the sum of squared errors during the¯tting procedure that indicates modeling accuracy, and the ' 1 -regularization term measures the sparsity of coe±cients since it forces those unimportant coe±cients to be compressed to zero. In addition, the regularization parameter provides a trade-o® between model sparsity and¯tting accuracy. By solving this regularized and constrained optimization problem, a sparse posynomial model could be generated with a small set of samples without over-¯tting.
In what follows, we present an iterative algorithm to e±ciently solve the ' 1 -regularization problem in Eq. (4) and obtain sparse posynomial coe±cients. We perform the following transformation on the squared-error term of objective function:
where 1 represents a M-dimensional vector of all ones. Letting A ¼ H T H and (4) can be further converted into a quadratic programming program as follows:
To tackle the nonnegative constraints on , an iterative algorithm is required. Following, 26, 27 we introduce two nonnegative matrices, A þ and A À , to collect the positive terms and negative terms in A, respectively:
The model coe±cients can be eventually determined by the following iterative procedure starting with an initial guess of coe±cient values:
By iteratively updating the the values of coe±cients m 's according to Eq. (6), a set of sparse and nonnegative coe±cients are determined after iteration converges, and a sparse posynomial function is therefore obtained. The complete algorithmic°ow of the proposed posynomial modeling method is summarized in Algorithm 1.
Robust Circuit Design by GP

Robust design framework under process variations
The traditional circuit design method typically aims at determining appropriate values of design parameters such that a performance metric of interest is maximized under a set of pre-speci¯ed constraints. This nonrobust design problem can be formulated as:
minimize : f 0 ðxÞ subject to : g j ðxÞ g
ðjÞ limit
where f 0 ðXÞ is the objective function to be minimized, and g ðjÞ limit 's represent impose a set of performance constraints, i.e., each performance metric cannot exceed a corresponding speci¯cation value. The decision variables include all associated design parameters. X min and X max are the lower and upper bound limits for design for m = 1, 2, . . . , M do 10: update α m values according to (6);
11:
end for 12: if α − α old 2 < TOL then termination condition satisfied 13: return coefficient vector α;
14:
end if 15: Iter = Iter + 1; 16: end while 17: return coefficient vector α; parameters, respectively. Note that f 0 ðxÞ and g j ðXÞ's in Eq. (7) are posynomial functions. It is obvious that the traditional design problem is in GP form.
We now discuss robust circuit design under the impact of process variations. The design parameters have been assigned random variations around their nominal values. In other words, the decision variables of the IC design problem are no longer deterministic quantities but become random variables. As a consequence, performance metric becomes variational with°uctuations deviated from its nominal metric. Let X ¼ ½x 1 ; x 2 ; . . . ; x n represent the variations in design parameters, the constraint functions g j ðX 0 Þ in Eq. (7) would be replaced by g j ðX 0 þ XÞ. Obviously, the performance metric under process variations is now a stochastic process, rather than a deterministic function. When conducting robust design, all performance metrics are required to not exceed their speci¯cation values g ðjÞ limit 's for all possible perturbation values introduced by parameter variations, leading to the following robust performance constraints:
Under this circumstance, variability-a®ected circuit design in fact turns into a robust optimization problem with variational performance constraints.
Second-order cone uncertainty set
Random process variations are unrepeatable uncertainties due to insu±cient process control and intrinsic°uctuations. The accuracy of the uncertainty characterization model signi¯cantly impact the quality of robust design solutions. According to the discussion in Sec. 3.1, instead of¯nding solutions robust to stochastic uncertainty in a probabilistic sense, robust design constructs a solution that is feasible for any realization of parameter variation. Robust optimization usually employs an uncertainty set to estimate parameter uncertainty. An uncertainty set is a deterministic set that is used to capture all possible perturbation values around a nominal point in the design space. By the aid of an uncertainty set, it is possible to reduce the robust design problem with the robust constraint in Eq. (8) to a completely deterministic problem.
In this paper, we employ a novel second-order cone (SOC) uncertainty set to characterize process variations and circuit uncertainties. Mathematically, a second order cone of dimension k is de¯ned as
where U is a vector of dimension k À 1. For the random vector X of design parameters with process variations, X denotes the random perturbations around its nominal value X 0 . By introducing an auxiliary variable s, the variation vector X can be represented by an uncertainty second order cone (USOC), which is de¯ned as a set:
where jjXjj 2 ¼ X T X is the two-norm of variation vector X. To be more speci¯c, we provide an example of three-dimensional SOC uncertainty set for a twodimensional parameter vector X, which is represented by
As illustrated in Fig. 1 , the SOC representation allows the elasticity of maximum parameter perturbation range. The auxiliary variable s in fact restricts how far the parameter variations can perturb from their nominal values. By varying this s variable, all possible parameter perturbations of X around X 0 can be bounded within the SOC region.
Robust GP formulation
Standard GP formulation requires that the objective and all constraint functions are posynomials. The objective function in Eq. (7) is already in posynomial form. We focus on formulating the set of constraint functions g j ðX 0 þ XÞ. expansion:
where rg j ðX 0 Þ represents the gradient of performance function g j calculated at the nominal values of design parameters, and X denotes the random variations around the nominal parameter values. From Eq. (12) we observe that the variational function g j ðX 0 þ XÞ consists of two components: (1) the deterministic part g j ðX 0 Þ, which is in posynomial form; and (12) has to be smaller than a pre-speci¯ed upper bound limit. This is equivalent to
which indicates that the maximum possible value of the variational function must be bounded by timing constraint g ðjÞ limit . By above transformation, the variational performance constraints in Eq. (7) will be substituted by the deterministic constraint (13) in the following part.
After one step of transformation, the constraint function is still not in standard GP form, because of the gradient term and the parameter variation term in Eq. (13) . Further transformations are required for GP formulation. We show that by employing the concept of a SOC uncertainty set and introducing several slack variables, the deterministic constraint function can be transformed into a set of standard posynomials.
We employ the SOC uncertainty set, which is described in Sec. 3.2, to address the parameter variation term X. With parameter variations characterized in USOC representation, we focus on formulating the gradient term. The posynomial performance function can be rewritten as follows:
The derivative of the performance function at x i0 is then given by
By combining the results in Eqs. (14) and (15), we can express the constraint function (13) explicitly as
In above equation, coe±cient a id stands for the exponent index in posynomial performance function (14). Therefore, g ik ðXÞ could be either positive or negative, bringing the di±culty in GP formulation since a standard posynomial does not allow negative coe±cients. To address this problem, we introduce two vectors È þ ; È À 2 R n to collect the positive and negative coe±cients in Eq. (16), respectively. To be more speci¯c, the components of vectors È þ and È À are summarized as follows:
g iq ðXÞ ; for 8q s:t: a iq < 0 :
Accordingly, the constraint function in Eq. (16) can be converted into the following expression:
where hÁ; Ái denotes the inner product of two vectors. Following the well-known Cauchy-Schwartz inequality, as well as the fact that jjXjj 2 s in the SOC uncertainty set, an equivalent expression for Eq. (17) can be given by
where 0 s s max is an auxiliary variable introduced by the SOC uncertainty set.
The last formulation procedure is to introduce two more slack variables r 1 and r 2 to substitute the norm terms È þ and È À :
By this substitution, the constraint function in (18) can be expressed as
It is obvious that Eq. (19) is now a posynomial of the new decision variable set ðX; r 1 ; r 2 ; sÞ. Following the fact that r 2 1 ¼ ðÈ þ Þ T È þ and r 2 2 ¼ ðÈ À Þ T È À , we need to further include the following two inequality constraints in the robust design framework:
We show that the quadratic terms in Eqs. (20) and (21) are in standard posynomial form by expanding them:
This expansion indicates that these two quadratic terms are summations of posynomials with all positive multiplicative coe±cients, since all terms in Putting all the formulation results together, we conclude that the variational constraint function (13) has been replaced by a set of posynomial constraints. In other words, we have formulated the robust design problem with variational performance constraints into a standard GP, which can be summarized as follows:
where X 0 represents nominal design parameters, r 1 ; r 2 are two slack variables, and variable s is introduced by the SOC uncertainty set. The objective and all constraint functions in Eq. (22) are in posynomial form. This formulated GP can be then e±ciently solved by convex optimization tools. The¯nal solution is the vector of nominal design parameters such that the objective performance metric is optimized while all performance constraints are satis¯ed in the presence of process variations.
Complexity Analysis
In this section, we perform a complexity analysis regarding the two main steps of the proposed robust optimization framework, i.e., the regularization-based posynomial performance modeling and the GP-based robust circuit design.
In the performance modeling step, the model coe±cients are determined by the iterative procedure solving the ' 1 -regularization problem formulated in Eq. (4). The main computational burden results from the iterative update of model coe±cients (lines 7-16 in Algorithm 1). Since A þ and A À in the iterative equation (6) are two M Â M matrices (where M is the number of monomials in posynomial performance model), the computational complexity during each iteration is roughly OðM 2 Þ. Assuming that the iteration count is C, the runtime complexity for generating a posynomial model is determined to be OðC Â M 2 Þ. It is observed in experiments that the iterative procedure typically converges within 5-10 iterations. In addition tō tting cost, the simulation cost for collecting sampling data by this regularizationbased method also can be signi¯cantly reduced due to the sparse feature of model coe±cients.
We now discuss the complexity of the robust optimization°ow by employing the SOC uncertainty set, which can be formulated into a GP with posynomial performance functions. A GP can be e±ciently solved by interior-point methods 29, 30 that are widely used in existing GP solvers. 31, 32 As pointed out in Ref. 20 , the runtime complexity of solving a GP is in practice Oðp Â n 2 Þ, where p is the number of constraints, and n is the number of decision variables in GP. Considering that the number of constraints in the proposed design framework is roughly proportional to the number of design parameters, the complexity of this step can be estimated as Oðn 3 Þ.
According to the preceding analysis, the proposed framework for robust design is computationally e±cient. On one hand, by establishing the regularized sparse representation of posynomial performance models, we can substantially reduce the number of required simulation samples but can obtain sparse model coe±cients. On the other hand, based on the obtained posynomial models, we can formulate the robust design into a standard GP which can be solved in polynomial time.
Experimental Results
The proposed method was implemented and veri¯ed by MATLAB programming integrated with SPICE simulations. All simulations and experiments were performed on a quad-core 3.4 GHz machine with 16 GB memory. We use a high-gain, rail-to-rail output, fully CMOS operational ampli¯er (OpAmp) as the benchmark circuit. The schematic of this OpAmp is shown in Fig. 2 . The design parameters include the e®ective channel length (L eff ), threshold voltage (V th ), and oxide thickness (T ox ) of each device. The process variations for all design parameters are assumed to follow Gaussian distributions. The 3 values for L eff , V th and T ox are speci¯ed as 30%, 30%, and 20% of their corresponding nominal values, respectively. The design range of each parameter is as follows: L eff value ranges from 40 to 200 nm, V th value ranges from 0.3 to 0.7 V, and T ox value ranges from 0.5 to 5 nm. Before performance modeling, we¯rst perform a sensitivity analysis to prune those parameters that have little impact on circuit performance, in order to reduce the dimension of design space. In addition, we used GGPLAB, an e±cient GP solver in a convex optimization tool, to solve the formulated GP in Eq. (22) and obtain the optimal nominal values of design parameters that satisfy the robust performance constraints.
Veri¯cation of modeling accuracy
To verify the modeling accuracy of the proposed method, we take into account four key performance metrics of the OpAmp circuit, including gain, power consumption, bandwidth and o®set voltage, to run SPICE simulations, collect sampling data and determine the coe±cients in the performance model. Figure 3 provides the modeling errors when¯tting the four performance metrics by the proposed method and traditional RSM method with di®erent sample volumes. It can be observed that as the number of samples increases, the modeling error improves for both methods. However, the proposed method requires a much smaller sample volume to achieve the same accuracy, and therefore signi¯cantly reduces the simulation cost. Using power speci¯cation for example, a modeling error of 1.66% is obtained by RSM method when the sample volume is as large as 1,200, while the proposed method requires merely 500 samples to achieve a roughly equal modeling error of 1.68%. The reason is that, circuit performance is usually dominated by the design parameters of several few devices. The regularization-based method in this work has the ability to compress those unimportant coe±cients in performance model to zero by exploring the sparsity of model coe±cients. When the sample volume reaches 600, the proposed method provides modeling errors ranging from 1.54% to 3.75% for all four performance metrics of interest, which are superior over the accuracy achieved by RSM method with 1,200 samples. Table 1 lists the computation costs required for generating performance model by the proposed method and RSM method for comparison. For the proposed method, the time costs are evaluated based on 500 samples, while the number of samples used for time cost evaluation is 1,200 for RSM method. From the second to seventh columns of Table 1 , the simulation costs,¯tting costs and total costs by both methods are presented. Due to the complexity of the benchmark circuit, simulation cost accounts for the majority of total computation cost. Relying on the regularized sparse representation, the proposed method improves computational e±ciency by substantially reducing the number of required samples. The speedup of total computation time over RSM method is listed in the last column of Table 1 .
Veri¯cation of circuit robustness
To verify the e®ectiveness of the proposed robust design methodology, we solve the formulated GP problem with robust performance constraints under process variations, and obtain the optimal nominal values of design parameters such that the objective performance metric is minimized. We rely on the obtained nominal design values to evaluate the performance perturbations propagated from parameter variations. We assume the design objective is to minimize the power consumption with a gain constraint, i.e., the variability-induced°uctuations in gain metric cannot exceed a given gain speci¯cation. For a gain speci¯cation of 50 dB, we randomly generate 20,000 samples around the nominal values of design parameters obtained by the proposed GP framework. Figure 4 shows the distribution of gain°uctuations evaluated at all samples. As can be observed from the¯gure, the vast majority of the°u ctuation values satisfy the gain constraint. To be speci¯c, only 10 out 20,000 samples produce gain metrics that are below the gain speci¯cation, indicating a gain yield of 99.95%. On the other hand, without consideration of process variations, the traditional design method may lead to a nonrobust solution that is close to the speci¯cation value and therefore a low gain yield. For comparison, the nonrobust solution with the same gain constraint produces about 9,200 out of 20,000 samples that violate the gain speci¯cation. The gain yield of the nonrobust solution is merely about 54%.
To further demonstrate the advantages of the proposed method over nonrobust method, we select a set of gain speci¯cation values ranging from 49.5 to 52.0 dB, and observe the power consumptions as well as corresponding power yields by both methods. The results are listed in Table 2 . It can be observed that, for di®erent speci¯cation values, the gain metrics obtained the proposed robust method can satisfy the gain constraint, with at least a gain yield of 99.87%. In contrast, not taking process variations into account, the design values obtained by the nonrobust method cause signi¯cant losses in power yield. The comparison results justify that, to ensure the robustness against process variations, on average the robust method leads to about 18% power overhead compared with the nonrobust method, but the robust solutions completely satisfy the performance constraints, and therefore are much more reliable than the nonrobust solutions.
Moreover, we perform a set of experiments to evaluate the robust solution obtained by the proposed method under multiple performance constraints. We use power consumption as the design objective, and require that the performance°uc-tuations in gain, bandwidth, and o®set voltage propagated from process variations cannot exceed their pre-speci¯ed values. The gain speci¯cations are selected from f50 dB, 51 dB, 52 dBg, the bandwidth speci¯cations are selected from f400 MHz, 500 MHzg, and the o®set speci¯cations are selected from f25 uV, 30 uVg, respectively. Table 3 presents the power consumptions by using the proposed robust method and nonrobust method under the constraint of a combinations of various performance speci¯cations. By assigning random variations to the obtained design solutions, the performance yields under multiple performance constraints are also provided. In addition, the comparison of computation cost between the robust and nonrobust methods is also provided in Table 3 . Similar to the robust design solutions under one single constraint, the solutions obtained by the proposed method under multiple constraints are robust to process variations, leading to performance yields over 99.80% with various performance speci¯cations.
Conclusions
This paper presents a novel robust design framework for strongly nonlinear circuits by geometric programming. This framework uses a regularization-based method to model circuit performance as a posynomial function of design parameters with sparse model coe±cients. Relying on the established posynomial models, robust circuit design under process variations can be formulated into an easy-to-solve optimization problem in standard GP form, by employing a SOC uncertainty set to characterize the random variations of design parameters. Experimental results on an OpAmp circuit show that the posynomial performance models can accurately capture the strongly nonlinear dependence of circuit performance metric upon design parameters. More importantly, the formulated GP facilitates the convex optimization of circuit performance under process variations. The robust design solutions generated by the proposed GP framework have achieved signi¯cant yield improvements compared with traditional nonrobust methods. 
